Figure 6: Reversible realization of the sequential circuit described by Figure 4(b).