Research Article
Data Link Layer Considerations for Future 100 Gbps Terahertz Band Transceivers
Figure 2
FPGA demonstrator with back-to-back cable connection. The setup consists of test data generator (1), data link layer transmitter with channel emulator (2), and data link layer receiver (3).