Table of Contents Author Guidelines Submit a Manuscript
Wireless Communications and Mobile Computing
Volume 2018 (2018), Article ID 4968391, 8 pages
https://doi.org/10.1155/2018/4968391
Research Article

A 3.22–5.45 GHz and 199 dBc/Hz FoMT CMOS Complementary Class-C DCO

State Key Laboratory of ASIC and System, Fudan University, Shanghai 201203, China

Correspondence should be addressed to Na Yan

Received 3 November 2017; Revised 23 December 2017; Accepted 4 January 2018; Published 31 January 2018

Academic Editor: Chaojiang Li

Copyright © 2018 Lei Ma et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. S. Zheng and H. C. Luong, “A WCDMA/WLAN digital polar transmitter with low-noise ADPLL, wideband PM/AM modulator, and Linearized PA,” IEEE Journal of Solid-State Circuits, vol. 50, no. 7, pp. 1645–1656, 2015. View at Publisher · View at Google Scholar · View at Scopus
  2. Y. Wu, M. Shahmohammadi, Y. Chen, P. Lu, and R. B. Staszewski, “A 3.5–6.8-GHz wide-bandwidth DTC-assisted fractional-N all-digital PLL with a MASH-TDC for low in-band phase noise,” IEEE Journal of Solid-State Circuits, vol. 52, no. 7, pp. 1885–1903, 2017. View at Publisher · View at Google Scholar · View at Scopus
  3. A. Mazzanti and P. Andreani, “Class-C harmonic CMOS VCOs, with a general result on phase noise,” IEEE Journal of Solid-State Circuits, vol. 43, no. 12, pp. 2716–2729, 2008. View at Publisher · View at Google Scholar · View at Scopus
  4. L. Fanori and P. Andreani, “A high-swing complementary class-C VCO,” in Proceedings of the 39th European Solid-State Circuits Conference, ESSCIRC 2013, pp. 407–410, Romania, September 2013. View at Publisher · View at Google Scholar · View at Scopus
  5. A. Mazzanti and P. Andreani, “A push-pull class-C CMOS VCO,” IEEE Journal of Solid-State Circuits, vol. 48, no. 3, pp. 724–732, 2013. View at Publisher · View at Google Scholar · View at Scopus
  6. A. Elkholy, M. Talegaonkar, T. Anand, and P. K. Hanumolu, “A 6.75-to-8.25GHz 2.25mW 190fsrms integrated-jitter PVT-insensitive injection-locked clock multiplier using All-Digital continuous frequency-tracking Loop in 65nm CMOS,” in Proceedings of the 2015 62nd IEEE International Solid-State Circuits Conference, ISSCC 2015 - Digest of Technical Papers, pp. 188-189, USA, February 2015. View at Publisher · View at Google Scholar · View at Scopus
  7. C.-C. Li, M.-S. Yuan, C.-H. Chang et al., “A 0.2V trifilar-coil DCO with DC-DC converter in 16nm FinFET CMOS with 188dB FOM, 1.3kHz resolution, and frequency pushing of 38MHz/V for energy harvesting applications,” in Proceedings of the 64th IEEE International Solid-State Circuits Conference, ISSCC 2017, pp. 332-333, USA, February 2017. View at Publisher · View at Google Scholar · View at Scopus
  8. T. Siriburanon, S. Kondo, K. Kimura et al., “A 2.2 GHz-242 dB-FOM 4.2 mW ADC-PLL Using Digital Sub-Sampling Architecture,” IEEE Journal of Solid-State Circuits, vol. 51, no. 6, pp. 1385–1397, 2016. View at Publisher · View at Google Scholar · View at Scopus
  9. P. Andreani and S. Mattisson, “2.4-GHZ CMOS monolithic VCO based on an MOS varactor,” in Proceedings of the 1999 IEEE International Symposium on Circuits and Systems, ISCAS '99, June 1999. View at Scopus
  10. S. Perticaroli, S. Dal Toso, and F. Palma, “A harmonic class-c cmos vco-based on low frequency feedback loop: Theoretical analysis and experimental results,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 61, no. 9, pp. 2537–2549, 2014. View at Publisher · View at Google Scholar · View at Scopus