Figure 9: Die micrograph of fabricated two-stage 28 GHz PA in 28 nnm bulk CMOS with schematic in Figure 8 [28], © 2017 IEEE.