An FPGA-Based Convolutional Neural Network Coprocessor

Figure 12

Correspondence of a 3D tile to a PE array.