856836.fig.007
Figure 7: Schematic of the piezo actuator bonded to silicon wafer. A quarter of a 1-D chip is shown. The bottom left corner contains the etched channels which cover 2×2mm2 in the centre of the chip. The dashed line indicates dimensions which were varied in the FEA modelling.