Fowler-Nordheim Tunneling Characterization on Poly1-Poly2 Capacitors for the Implementation of Analog Memories in CMOS 0.5 μm Technology

Figure 8

Memory cell microphotograph and layout.

(a)

(b)