 |
| (a) SL and BL voltage w/o avoidance |
|
 |
| (b) SL and BL voltage w/avoidance |
|
 |
| (c) Current flows through ReRAM w/o avoidance |
|
 |
| (d) Current flows through ReRAM w/avoidance |
|
 |
| (e) Power consumed in ReRAM w/o avoidance |
|
 |
| (f) Power consumed in ReRAM w/avoidance |
|
| Figure 13: Simulation results. |
|