An Inductorless Cascaded Phase-Locked Loop with Pulse Injection Locking Technique in 90 nm CMOS

Figure 13

Calculated phase noise by using (4) and measure phase noise characteristics as shown in Figure 12.