An Inductorless Cascaded Phase-Locked Loop with Pulse Injection Locking Technique in 90 nm CMOS

Figure 18

Calculated phase noise by using (6) and measuring phase noise characteristics as shown in Figures 12 and 16.