An Inductorless Cascaded Phase-Locked Loop with Pulse Injection Locking Technique in 90 nm CMOS

Figure 6

(a) Proposed differential delay cell, (b) two-stage differential VCO of MPLL with a bias-level-shift circuit.

(a)

(b)