]>Diophantine Frequency Synthesizer Design for Timekeeping Systems : Figure 8
416958.fig.008
Figure 8: Numerical example of the three-PLL frequency-offset DFS scheme in Figure 7.