Research Article

Montgomery Modular Multiplication on Reconfigurable Hardware: Systolic versus Multiplexed Implementation

Figure 7

The Arithmetic core architecture.
127147.fig.007