High-Level Synthesis of In-Circuit Assertions for Verification, Debugging, and Timing Analysis

Figure 3

Application's state machine with unoptimized, serial assertion.