High-Level Synthesis of In-Circuit Assertions for Verification, Debugging, and Timing Analysis

Figure 4

State machine with parallel assertion.