High-Level Synthesis of In-Circuit Assertions for Verification, Debugging, and Timing Analysis

Figure 5

Using timing-analysis assertions with a filter application.