Research Article

High-Level Synthesis of In-Circuit Assertions for Verification, Debugging, and Timing Analysis

Figure 6

Manually using ANSI-C assertions for hang detection.
406857.fig.006a
(a) Timing Assertion
406857.fig.006b
(b) Assertions set to fail