High-Level Synthesis of In-Circuit Assertions for Verification, Debugging, and Timing Analysis

Figure 7

Using hang-detection assertions with a filter application.