AADL Extension to Model Classical FPGA and FPGA Embedded within a SoC : Figure 11

Figure 11: A requirements specification created for Conf₁ of the FPGA with RDALTE.