AADL Extension to Model Classical FPGA and FPGA Embedded within a SoC : Figure 2

(a)

(b)

(c)

Figure 2: Multilayer and hierarchical approach to model FPGAs with the AADL.