425401.fig.002a
(a)
425401.fig.002b
(b)
425401.fig.002c
(c)
Figure 2: Multilayer and hierarchical approach to model FPGAs with the AADL.