AADL Extension to Model Classical FPGA and FPGA Embedded within a SoC

Figure 4

A property set for generic FPGAs.