A Dynamic Dual Fixed-Point Arithmetic Architecture for FPGAs
Figure 2
Virtex 4 family partial reconfiguration times. Points were calculated using the bitstream sizes reported in the device's datasheets and a theoretical maximum reconfigurable speed of 3.2 Gbits/sec [31].