Prime Field ECDSA Signature Processing for Reconfigurable Embedded Systems
Figure 5
Complexity of execution layers of double scalar multiplication on . On each level, the number of clock cycles needed for the respective operation is given. The times given refer to a clock frequency of 50 MHz.
