An FPGA-Based Adaptable 200 MHz Bandwidth Channel Sounder for Wireless Communication Channel Characterisation

Figure 9

Block diagram of the Output buffer VHDL.