A Self-Checking Hardware Journal for a Fault-Tolerant Processor Architecture

Figure 20

Error patterns for fault injection.

(a) Random SEU

(b) Random MBU (1or 2-bits)

(c) Random MBU (1, 2 or 3-bits)

(d) Random MBU (1, 2, …, 7 or 8 bits)