Figure 5: Simulation results for proposed fault-tolerant majority gate with faults.