Figure 6: Simulation results for proposed fault-tolerant majority gate without faults.