932305.fig.005
Figure 5: Embedded DSP-based “hardware-in-the-loop simulation.”