An Efficient VLSI Linear Array for DCT/IDCT Using Subband Decomposition Algorithm

Figure 10

Multiplier array (MA) consisted of four multipliers. (Note: The width of buses is 32-bit.)