An Efficient VLSI Linear Array for DCT/IDCT Using Subband Decomposition Algorithm

Figure 13

System block diagram of the proposed DCT/IDCT architecture (FA: fast-adder-array, MA: Multiplier array, FCSA(4,2): full CSA(4,2), and CA: CSA- array).