- About this Journal
- Abstracting and Indexing
- Aims and Scope
- Article Processing Charges
- Articles in Press
- Author Guidelines
- Bibliographic Information
- Citations to this Journal
- Contact Information
- Editorial Board
- Editorial Workflow
- Free eTOC Alerts
- Publication Ethics
- Reviewers Acknowledgment
- Submit a Manuscript
- Subscription Information
- Table of Contents
VLSI Design
Volume 13 (2001), Issue 1-4, Pages 135-143
doi:10.1155/2001/98032
Theoretical Investigation of Ultrathin Gate Dielectrics
1physical Sciences Research Labs, Motorola, Inc., Tempe 85284, AZ, USA
2Department of Physics and Astronomy, Ohio University, Athens 45701, OH, USA
3Department of Mathematics, Arizona State University, Tempe 85287, AZ, USA
Copyright © 2001 Hindawi Publishing Corporation. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
Abstract
We describe a theoretical methodology for screening potential gate dielectric materials. A recently proposed method for constructing realistic structural models of the Si-dielectric interface is used to generate the Si-SiO2-Si and Si-SiON-SiO2-Si model metal-oxide-semiconductor (MOS) structures. We discuss methods to estimate the valence band discontinuity at the corresponding interface. We use Landauer's ballistic transport approach to investigate the low bias leakage through these ultrathin dielectric layers.