Wave Pipelining Using Self Reset Logic : Figure 2

738983.fig.002

Figure 2: A DRSRL-ID buffer-inverter gate.