Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2013
/
Article
/
Fig 10
/
Research Article
A Generic Three-Sided Rearrangeable Switching Network for Polygonal FPGA Design
Figure 10
(a), (b) An RRV (
, 0, 0, 0,
, 0, 0, 0, 0, 0, 0, 0, 0, 0,
, 0, 0, 0, 0, 0) routable on a
.
(a)
(b)