A Generic Three-Sided Rearrangeable Switching Network for Polygonal FPGA Design

<table>Instances of an <svg height="11.6875" id="M499" style="vertical-align:-0.20473pt" version="1.1" viewbox="0 0 19.875 11.6875" width="19.875" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g transform="matrix(.017,-0,0,-.017,.062,11.363)"><path d="M673 0h-245v28q47 6 58 16t1 39l-55 154h-213q-31 -87 -36 -129q-16 -47 -5 -61t68 -19v-28h-226v28q50 7 68.5 23.5t43.5 80.5l214 524l24 9l193 -536q23 -63 41.5 -79.5t68.5 -21.5v-28zM418 280l-81 255h-2q-74 -197 -101 -255h184z" id="x41"></path></g><g transform="matrix(.017,-0,0,-.017,11.758,11.363)"><path d="M409 504l-29 -5q-16 60 -44.5 96t-86.5 36q-54 0 -82.5 -32t-28.5 -77q0 -51 30.5 -82.5t96.5 -65.5l35.5 -18t33 -19.5t33.5 -23.5l27 -25.5t24.5 -32t13.5 -36.5t6 -45q0 -80 -62 -134.5t-160 -54.5q-47 0 -98 15q-22 7 -50 21q-8 23 -27 155l30 7q7 -27 18 -52
t30 -51.5t49 -42.5t67 -16q56 0 88 32.5t32 87.5q0 51 -31.5 82t-98.5 67q-80 44 -110 73q-55 53 -55 124q0 75 56 126.5t150 51.5q53 0 126 -23z" id="x53"></path></g>
</svg> routable on a <svg height="16.450001" id="M500" style="vertical-align:-3.41931pt" version="1.1" viewbox="0 0 124.375 16.450001" width="124.375" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g transform="matrix(.017,-0,0,-.017,.062,12.138)"><path d="M46 650h247q112 0 169 -41q64 -49 64 -141q0 -91 -56.5 -143t-138.5 -62q-23 -3 -45 -1l-74 19v-157q0 -63 15.5 -77t83.5 -19v-28h-271v28q60 5 74 20t14 77v400q0 65 -12.5 79t-69.5 18v28zM212 559v-245q31 -12 73 -12q59 0 102 38t43 124q0 77 -42.5 115.5
t-108.5 38.5q-44 0 -56 -12q-11 -8 -11 -47z" id="x50"></path></g><g transform="matrix(.017,-0,0,-.017,9.633,12.138)"><path d="M409 504l-29 -5q-16 60 -44.5 96t-86.5 36q-54 0 -82.5 -32t-28.5 -77q0 -51 30.5 -82.5t96.5 -65.5l35.5 -18t33 -19.5t33.5 -23.5l27 -25.5t24.5 -32t13.5 -36.5t6 -45q0 -80 -62 -134.5t-160 -54.5q-47 0 -98 15q-22 7 -50 21q-8 23 -27 155l30 7q7 -27 18 -52
t30 -51.5t49 -42.5t67 -16q56 0 88 32.5t32 87.5q0 51 -31.5 82t-98.5 67q-80 44 -110 73q-55 53 -55 124q0 75 56 126.5t150 51.5q53 0 126 -23z" id="x53"></path></g><g transform="matrix(.017,-0,0,-.017,17.486,12.138)"><path d="M719 650v-28q-43 -2 -62 -15t-22 -44q-6 -47 -6 -169v-403h-31l-426 524h-2v-251q0 -111 6 -169q4 -37 24 -50.5t72 -16.5v-28h-237v28q45 2 64.5 16t23.5 49q6 62 6 171v220q0 54 -3 68.5t-17 32.5q-16 19 -34.5 26.5t-54.5 10.5v28h147l418 -502h3v246q0 117 -7 166
q-4 34 -24.5 47t-73.5 15v28h236z" id="x4E"></path></g>
<g transform="matrix(.012,-0,0,-.012,30.113,16.213)"><path d="M409 504l-29 -5q-16 60 -44.5 96t-86.5 36q-54 0 -82.5 -32t-28.5 -77q0 -51 30.5 -82.5t96.5 -65.5l35.5 -18t33 -19.5t33.5 -23.5l27 -25.5t24.5 -32t13.5 -36.5t6 -45q0 -80 -62 -134.5t-160 -54.5q-47 0 -98 15q-22 7 -50 21q-8 23 -27 155l30 7q7 -27 18 -52
t30 -51.5t49 -42.5t67 -16q56 0 88 32.5t32 87.5q0 51 -31.5 82t-98.5 67q-80 44 -110 73q-55 53 -55 124q0 75 56 126.5t150 51.5q53 0 126 -23z" id="x53"></path></g><g transform="matrix(.012,-0,0,-.012,35.55,16.213)"><path d="M716 650v-28q-46 -3 -65 -15.5t-22 -43.5q-6 -54 -6 -162v-82q0 -184 -75 -264q-68 -69 -180 -69q-98 0 -160 48q-88 67 -88 238v249q0 66 -13.5 81t-73.5 20v28h258v-28q-59 -4 -72.5 -19t-13.5 -82v-227q0 -122 48 -188t140 -66q189 0 189 286v75q0 111 -7 165
q-4 29 -24 40.5t-73 15.5v28h238z" id="x55"></path></g>
<g transform="matrix(.017,-0,0,-.017,44.925,12.138)"><path d="M300 -147l-18 -23q-106 71 -159 185.5t-53 254.5v1q0 139 53 252.5t159 186.5l18 -24q-74 -62 -115.5 -173.5t-41.5 -242.5q0 -130 41.5 -242.5t115.5 -174.5z" id="x28"></path></g><g transform="matrix(.017,-0,0,-.017,50.807,12.138)"><path d="M412 140l28 -9q0 -2 -35 -131h-373v23q112 112 161 170q59 70 92 127t33 115q0 63 -31 98t-86 35q-75 0 -137 -93l-22 20l57 81q55 59 135 59q69 0 118.5 -46.5t49.5 -122.5q0 -62 -29.5 -114t-102.5 -130l-141 -149h186q42 0 58.5 10.5t38.5 56.5z" id="x32"></path></g><g transform="matrix(.017,-0,0,-.017,58.966,12.138)"><path d="M95 130q31 0 61 -30t30 -78q0 -53 -38 -87.5t-93 -51.5l-11 29q77 31 77 85q0 26 -17.5 43t-44.5 24q-4 0 -8.5 6.5t-4.5 17.5q0 18 15 30t34 12z" id="x2C"></path></g><g transform="matrix(.017,-0,0,-.017,65.663,12.138)"><path d="M412 140l28 -9q0 -2 -35 -131h-373v23q112 112 161 170q59 70 92 127t33 115q0 63 -31 98t-86 35q-75 0 -137 -93l-22 20l57 81q55 59 135 59q69 0 118.5 -46.5t49.5 -122.5q0 -62 -29.5 -114t-102.5 -130l-141 -149h186q42 0 58.5 10.5t38.5 56.5z" id="x32"></path></g><g transform="matrix(.017,-0,0,-.017,73.823,12.138)"><path d="M95 130q31 0 61 -30t30 -78q0 -53 -38 -87.5t-93 -51.5l-11 29q77 31 77 85q0 26 -17.5 43t-44.5 24q-4 0 -8.5 6.5t-4.5 17.5q0 18 15 30t34 12z" id="x2C"></path></g><g transform="matrix(.017,-0,0,-.017,80.537,12.138)"><path d="M412 140l28 -9q0 -2 -35 -131h-373v23q112 112 161 170q59 70 92 127t33 115q0 63 -31 98t-86 35q-75 0 -137 -93l-22 20l57 81q55 59 135 59q69 0 118.5 -46.5t49.5 -122.5q0 -62 -29.5 -114t-102.5 -130l-141 -149h186q42 0 58.5 10.5t38.5 56.5z" id="x32"></path></g><g transform="matrix(.017,-0,0,-.017,88.697,12.138)"><path d="M95 130q31 0 61 -30t30 -78q0 -53 -38 -87.5t-93 -51.5l-11 29q77 31 77 85q0 26 -17.5 43t-44.5 24q-4 0 -8.5 6.5t-4.5 17.5q0 18 15 30t34 12z" id="x2C"></path></g><g transform="matrix(.017,-0,0,-.017,95.394,12.138)"><path d="M412 140l28 -9q0 -2 -35 -131h-373v23q112 112 161 170q59 70 92 127t33 115q0 63 -31 98t-86 35q-75 0 -137 -93l-22 20l57 81q55 59 135 59q69 0 118.5 -46.5t49.5 -122.5q0 -62 -29.5 -114t-102.5 -130l-141 -149h186q42 0 58.5 10.5t38.5 56.5z" id="x32"></path></g><g transform="matrix(.017,-0,0,-.017,103.554,12.138)"><path d="M95 130q31 0 61 -30t30 -78q0 -53 -38 -87.5t-93 -51.5l-11 29q77 31 77 85q0 26 -17.5 43t-44.5 24q-4 0 -8.5 6.5t-4.5 17.5q0 18 15 30t34 12z" id="x2C"></path></g><g transform="matrix(.017,-0,0,-.017,110.268,12.138)"><path d="M456 178h-96v-72q0 -51 12.5 -62.5t72.5 -16.5v-27h-256v27q65 5 78 17t13 62v72h-260v28q182 271 300 426h40v-407h96v-47zM280 225v295h-2q-107 -148 -196 -295h198z" id="x34"></path></g><g transform="matrix(.017,-0,0,-.017,118.428,12.138)"><path d="M275 270q0 -296 -211 -440l-19 23q75 62 116.5 174t41.5 243t-42 243t-116 173l19 24q211 -144 211 -440z" id="x29"></path></g>
</svg>.</table>

VLSI Design

fig11

Figure 11

Figure 11: A Generic Three-Sided Rearrangeable Switching Network for Polygonal FPGA Design 