Research Article

A Generic Three-Sided Rearrangeable Switching Network for Polygonal FPGA Design

Figure 14

Basic logic block.
103473.fig.0014