Research Article

A Generic Three-Sided Rearrangeable Switching Network for Polygonal FPGA Design

Figure 17

Chip layout of the PFPGA.
103473.fig.0017