Computational Performance Optimisation for Statistical Analysis of the Effect of Nano-CMOS Variability on Integrated Circuits

Figure 9

Response of 2-input NAND as defined in Table 1.