Ultra-Low-Voltage Self-Body Biasing Scheme and Its Application to Basic Arithmetic Circuits

<div>Energy per operation (log scale) for <svg height="12.2578pt" id="M76" style="vertical-align:-3.29568pt" version="1.1" viewbox="-0.0498162 -8.96212 46.3487 12.2578" width="46.3487pt" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"><g transform="matrix(.013,0,0,-0.013,0,0)"><path d="M620 675H597C578 656 570 650 541 650H144C112 650 104 653 94 675H72C59 618 42 552 23 493L53 491C71 534 88 564 105 585C124 608 144 615 238 615H290L197 121C182 40 174 34 88 28L82 0H361L367 28C275 34 266 38 281 121L374 615H441C522 615 543 608 553 583C562 560 566 531 565 493L597 494C603 551 612 629 620 675Z" id="g113-85"></path><glyph.data ascent="3473" descent="-2876" horiz-adv-x="637" vert-adv-y="637"></glyph.data></g><g transform="matrix(.0091,0,0,-0.0091,7.176,3.132)"><path d="M396 114C349 71 317 59 274 59C216 59 123 104 123 241C123 342 180 400 246 400C283 400 317 386 348 359C355 352 361 348 366 348C378 348 401 371 402 394C402 405 398 413 385 424C369 437 337 451 294 451H293C254 451 193 434 141 394C73 342 39 277 39 198C39 90 114 -12 243 -12C303 -12 371 31 415 90L396 114Z" id="g58-97"></path><glyph.data ascent="1007" descent="-369" horiz-adv-x="432" vert-adv-y="432"></glyph.data></g><g transform="matrix(.0091,0,0,-0.0091,11.062,3.132)"><path d="M244 0V30C178 35 170 41 170 107V710C136 697 72 680 18 675V647C83 642 89 639 89 572V107C89 43 80 35 16 30V0H244Z" id="g58-106"></path><glyph.data ascent="1007" descent="-369" horiz-adv-x="260" vert-adv-y="260"></glyph.data></g><g transform="matrix(.0091,0,0,-0.0091,13.473,3.132)"><path d="M523 0V30C483 33 455 48 422 83C390 115 285 234 266 263C309 314 327 333 351 357C388 392 414 404 483 415V444L273 435V405C320 400 321 392 302 364C285 339 256 300 233 277C218 262 201 250 170 243V710C130 697 73 680 22 675V647C85 642 89 637 89 570V107C89 44 83 35 14 30V0H244V30C179 35 170 41 170 107V214C176 216 181 217 186 217C194 217 203 212 216 196C273 129 333 54 384 -1L523 0Z" id="g58-105"></path><glyph.data ascent="1007" descent="-369" horiz-adv-x="507" vert-adv-y="507"></glyph.data></g><g transform="matrix(.013,0,0,-0.013,22.404,0)"><path d="M535 323V373H52V323H535ZM535 138V188H52V138H535Z" id="g117-34"></path><glyph.data ascent="3473" descent="-2876" horiz-adv-x="587" vert-adv-y="587"></glyph.data></g><g transform="matrix(.013,0,0,-0.013,33.667,0)"><path d="M249 635C141 635 70 555 70 471C70 401 114 353 179 316C143 294 106 267 90 252C68 231 45 202 45 157C45 50 130 -12 237 -12C322 -12 435 52 435 169C435 256 372 304 303 343C349 374 375 398 383 407C401 429 411 458 411 487C411 569 344 635 249 635ZM238 603C285 603 337 567 337 482C337 422 310 385 276 358C205 393 145 426 145 500C145 552 179 603 238 603ZM248 20C183 20 125 70 125 163C125 218 158 268 206 300C284 261 355 217 355 143C355 66 308 20 248 20Z" id="g113-57"></path><glyph.data ascent="3473" descent="-2876" horiz-adv-x="480" vert-adv-y="480"></glyph.data></g><g transform="matrix(.013,0,0,-0.013,39.907,0)"><path d="M241 635C89 635 35 457 35 312C35 153 89 -12 240 -12C390 -12 443 166 443 312C443 466 390 635 241 635ZM238 602C329 602 354 454 354 312C354 172 330 22 240 22C152 22 124 173 124 313S148 602 238 602Z" id="g113-49"></path><glyph.data ascent="3473" descent="-2876" horiz-adv-x="480" vert-adv-y="480"></glyph.data></g></svg> FO4 and for different activity factors.</div>

VLSI Design

fig7

Figure 7

Figure 7: Ultra-Low-Voltage Self-Body Biasing Scheme and Its Application to Basic Arithmetic Circuits 