Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2015
/
Article
/
Fig 9
/
Research Article
Ultra-Low-Voltage Self-Body Biasing Scheme and Its Application to Basic Arithmetic Circuits
Figure 9
PDP (log scale) versus delay (log scale) for different
.