Current Tunnelling in MOS Devices with
Gate Dielectric
Figure 1
C-V simulations for three different thicknesses of Al2O3/SiO2
stack (solid symbols). For each width, C-V characteristic is also simulated for the same
EOT (resp., 1.08 nm, 2.16 nm, and 3.24 nm SiO2).
