Advances in Artificial Neural Systems

Research Article

An Optimal Implementation on FPGA of a Hopfield Neural Network

Figure 7

A row of four nodes.
189368.fig.007