International Scholarly Research Notices

Research Article

Fabrication of Self-Aligned Graphene FETs with Low Fringing Capacitance and Series Resistance

Figure 2

The fringing capacitance at different gate length and source drain thickness for buried- and top-gated devices.
891480.fig.002