Research Article

DFAL: Diode-Free Adiabatic Logic Circuits

Figure 10

Proposed DFAL NAND gate (a) circuit diagram, (b) simulation waveforms.
673601.fig.0010a
(a)
673601.fig.0010b
(b)