Architecture Analysis of an FPGA-Based Hopfield Neural Network

Figure 7

Proposed FPGA implementation of neuron #1.