Table of Contents
Advances in Electrical Engineering
Volume 2014 (2014), Article ID 814975, 6 pages
http://dx.doi.org/10.1155/2014/814975
Research Article

Row-Based Dual Assignment, for a Level Converter Free CSA Design and Its Near-Threshold Operation

Department of Electronics & Telecommunication Engineering, Jadavpur University, Kolkata, India

Received 3 April 2014; Revised 18 June 2014; Accepted 19 June 2014; Published 15 July 2014

Academic Editor: Changhwan Shin

Copyright © 2014 Dipankar Saha et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. M. Radfar, K. Shah, and J. Singh, “Recent subthreshold design techniques,” Active and Passive Electronic Components, vol. 2012, Article ID 926753, 11 pages, 2012. View at Publisher · View at Google Scholar · View at Scopus
  2. K. Kim and V. D. Agrawal, “Minimum energy CMOS design with dual subthreshold supply and multiple logic-level gates,” in Proceedings of the 12th International Symposium on Quality Electronic Design (ISQED '11), pp. 689–694, Santa Clara, Calif, USA, March 2011. View at Publisher · View at Google Scholar · View at Scopus
  3. K. Kim and V. D. Agrawal, “True minimum energy design using dual below-threshold supply voltages,” in Proceedings of the 24th IEEE Annual Conference on VLSI Design, pp. 292–297, January 2011. View at Publisher · View at Google Scholar · View at Scopus
  4. M. R. Kakoee and L. Benini, “Fine-grained power and body-bias control for near-threshold deep sub-micron CMOS circuits,” IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 1, no. 2, pp. 131–140, 2011. View at Publisher · View at Google Scholar · View at Scopus
  5. D. E. Lackey, P. S. Zuchowski, T. R. Bednar et al., “Managing power and performance for system-on-chip designs using voltage islands,” in Proceedings of the IEEE/ACM International Conference on Computer Aided Design (ICCAD '02), pp. 195–202, 2002. View at Publisher · View at Google Scholar
  6. J. Hu, Y. Shin, N. Dhanwada, and R. Marculescu, “Architecting voltage islands in core-based system-on-a-chip designs,” in Proceedings of the International Symposium on Lower Power Electronics and Design (ISLPED '04), pp. 180–185, August 2004. View at Scopus
  7. A. U. Diril, Y. S. Dhillon, A. Chatterjee, and A. D. Singh, “Level-shifter free design of low power dual supply voltage CMOS circuits using dual threshold voltages,” in Proceedings of the 18th International Conference on VLSI Design: Power Aware Design of VLSI Systems, pp. 159–164, January 2005. View at Scopus
  8. K. S. Yeo and K. Roy, Low-Voltage, Low-Power VLSI Subsystems, Tata McGraw Hill, 2009.
  9. A. Wang, B. H. Calhoun, and A. P. Chandrakasan, Sub-Threshold Design for Ultra Low-Power Systems, Springer, 2006.
  10. M. Johnson and K. Roy, “Subthreshold leakage control by multiple channel length CMOS (McCMOS),” ECE Technical Report 80, 1997. View at Google Scholar
  11. S.-M. Kang and Y. Leblebici, CMOS Digital Integrated Circuit, Tata McGraw-Hill, 3rd edition, 2003.
  12. S. Basak, D. Saha, S. Mukherjee, S. Chatterjee, and C. K. Sarkar, “Design and analysis of a robust, high speed, energy efficient 18 transistor 1-bit full adder cell, modified with the concept of MVT scheme,” in Proceedings of the 3rd International Symposium on Electronic System Design, pp. 130–134, December 2012. View at Publisher · View at Google Scholar · View at Scopus
  13. B. Zhai, R. G. Dreslinski, D. Blaauw, T. Mudge, and D. Sylvester, “Energy efficient near-threshold Chip Multi-processing,” ISLPED, ACM/IEEE, 2007.