Designing of 2-Stage CPU Scheduler Using Vague Logic

Figure 10

Average turnaround time.