Designing of 2-Stage CPU Scheduler Using Vague Logic

Figure 3

2-Stage scheduler.