Designing of 2-Stage CPU Scheduler Using Vague Logic

Figure 4

Vague inference system.