A Substrate Current Less Control Method for CMOS Integration of Power Bridges

Figure 2

Principle schematic including parasitic devices of a CMOS process.