Research Article  Open Access
J. B. Wang, "Primary Droop CurrentSharing Control of the Parallel DC/DC Converters System considering Output Cable Resistance", Advances in Power Electronics, vol. 2011, Article ID 713250, 13 pages, 2011. https://doi.org/10.1155/2011/713250
Primary Droop CurrentSharing Control of the Parallel DC/DC Converters System considering Output Cable Resistance
Abstract
This paper presents a primary droop currentsharing controller that can integrate into voltage feedback controller and, thus, provides a lowcost and simple solution for parallel DC/DC converters system. From the equivalent smallsignal model, a twoport network was adapted to describe the output and control variables for designing voltage and droop currentsharing loops. From the analysis results, the designed primary droop currentsharing controller will not affect the original voltage loop gain profile to let the DC/DC converter preserve desire control performance. After designing a stable DC/DC converter with primary droop currentsharing control, the stability of the interconnected parallel DC/DC converters system was studied. When the cable resistance is reduced, when the cable resistance is reduced, the interconnected system might be unstable. Finally, some simulation and experimental results demonstrated the effectiveness of the proposed controller in a prototype parallel DC/DC converters system.
1. Introduction
In general, the server power system infrastructure consists of frond end AC/DC converters to build up high DC voltage and DC/DC converters to provide power to downstream load. The AC/DC converter uses power factor correction control to let the input line current meet the current harmonic specification; furthermore, the secondstage DC/DC converters and the interconnected cables construct a DCdistributed power system. A DC power system consists of many standard DC/DC converters through interconnected cables or copper buses in series or parallel to obtain desire output voltage, current, and power [1–4]. The structures of the interconnected DC power system have four topologies, that is, input series output series, input series output parallel, input parallel output series, and input parallel output series [2, 4]. The series structure can obtain high output voltage or withstand high input voltage; the kernel of the control strategy is to achieve voltage balance operation among the DC/DC converters. As to the parallel operation, high output current is the major advantage. However, the equal currentsharing control among each of DC/DC converters is the key performance index. In the server power system infrastructure, the parallel DC/DC converters system plays the key role to provide low voltage and high output current capability through the delicate designed interconnected system.
In order to obtain equal currentsharing control in the parallel DC/DC converters system, the currentsharing control should be designed. The most prevailing currentsharing control scheme is the active currentsharing control scheme, especially, the master slave and average currentsharing controls [5–10]. The literature [6, 7] provides the key theoretical study in the master slave and average currentsharing controls. However, the control system analysis of the droop currentsharing control seems to have little study. Most of the investigations focused on the steadystate droop voltage characteristics [11–18]. In addition, the interconnection of the DC/DC converters to form the parallel DC power system requires extra cable wires or copper buses. The study depicted suitable cable resistance can improve the stability of the parallel DC/DC converters system [19]. Furthermore, the common mode stability problem caused by the interconnected and system impedances was found in the paper [7]. The results showed the analysis and design method to obtain a stable interconnected system is to design a stable DC/DC converter and then to analysis the stability of the interconnected subsystem [20]. Finally, if the aforementioned analysis is stable, then the whole DC power system is also stable.
The major purposes of this paper are to design a controller that integrates the voltage and droop currentsharing controllers and to investigate the effects of the output cable resistance to the stability of the interconnected system. Firstly, the small signal model of the buck derived converter was derived in term of the twoport network. From the model reveals the crosscoupling effect was caused from the primary droop currentsharing control path. In order to preserve the voltage loop gain profile, the droop controller was proposed to reduce the parameter uncertainty of the DC/DC converter. After designing a stable DC/DC converter primary with droop currentsharing control, the final interconnected system was analyzed. This system consists of many cable wires to parallel connect the output voltages of the DC/DC converters to the system load. Using the circuit theory to analyze this interconnected system found the cable resistance might affect system stability. Through the investigation of a simple interconnected system, the phase margin will reduce when the cable resistance was reduced. In addition, the Spicebased circuit simulation further confirmed this phenomenon. Finally, the design methods of the droop voltage characteristics and controllers are provided in the appendix. Furthermore, some simulations and experimental results are used to demonstrate the aforementioned findings.
2. Modeling of a Parallel DC/DC Converters System with Primary Droop CurrentSharing Control
Figure 1(a) shows a parallel DC/DC converters system with primary droop currentsharing control which consists of DC/DC converters, and the symbol denotes the th DC/DC converter for to . The interconnection of the DC/DC converters system to load is modeled as a resistor for to . In addition, the notations and denote the output voltage of the th DC/DC converter and actual load voltage. In order to clarify the voltage and primary droop currentsharing controllers, Figure 1(b) details the actual circuits implementation of the th DC/DC converter, which is an interleaved dual switch forward converter (IDSFC) with one output inductor. Furthermore, the symbols , , , , and denote reference command setting, input voltage, transformer turn ratio, output current, and primary input current, respectively. The voltage controller integrates and controllers with the droop controller using a simple analog controller and thus provides a lowcost solution. The meanings of the controllers parameters can be comprehended by their notations. The lowpass filter senses the primary input current and generates the designed droop voltage command with respect to different load currents.
(a)
(b)
Figure 2(a) shows the equivalent small signal circuits of the th DC/DC converter, where the nominal duty ratio, equivalent secondary voltage, and equivalent series resistances of output capacitor and inductor are , , , and , respectively, and [21]. Furthermore, the lower case symbols , , , , , and denote the small signal variables of the aforementioned uppercase notations. For a parallel DC/DC converters system, the output current of the th DC/DC converter equals to in an equal currentsharing operating condition, where is the total load current, and, thus, the equivalent load resistance of each DC/DC converter is for small signal analysis. The small signal model of the converter in Figure 2(b) shows that droop currentsharing control via sensing primary input current contains an extra current source, that is, . This current source shows an extra coupling effect between input current and duty ratio . Neglecting the perturbation of the input voltage, the small signal model of the th DC/DC converter is similar to a twoport network as shown in Figure 2(b) to be where input variables are and , and output variables are denoted as and , respectively. The key transfer functions used for analysis latterly list in the appendix. The detailed design and analysis are introduced as follow.
(a)
(b)
3. Parallel DC/DC Converters System Analysis and Design
3.1. Voltage and Droop CurrentSharing Loops Design
From Figure 2(b), the th DC/DC converter includes the voltage feedback, and primary droop currentsharing controllers are shown in Figure 3(a); furthermore, Figure 3(b) is its equivalent control block diagram and suitable for control system analysis via signal flow method. As a result, the total loop gain of the th DC/DC converter is where and denote voltage and droop currentsharing loop gains, respectively. Let the droop currentsharing controller design as The gain constant can deduce from Figure 1(b) to be . Substituting (5) into (4), the total loop gain can be expressed as In order to preserve the original voltage loop gain profile and not to be affected by the droop currentsharing loop, the transfer function must meet the following criterion: After manipulating the transfer function , the denominators of the transfer functions and can cancel so the resonant peak of the transfer function will not occur. Furthermore, the droop gain constant and transformer turn ratio also contribute to let less than 1. Properly design the lowpass filter to let be proper, and the effect of the transfer function to voltage loop gain could be small. As a result, the transfer function can be regarded as parameter uncertainty of the plant. To reduce parameter uncertainty of the plant, the simple approach is to increase the gain margin of the DC/DC converter. If the gain margin is greater than 10 dB, the effect of the parameter variations in modeling error can reduce [6]. The great benefit of using the design droop controller depicted in (5) is that the voltage and droop currentsharing controllers can integrate and implement in a single operational amplifier as shown in Figure 1(b). The voltage controller shown in Figure 1(b) is a simple leadlag controller which consists of the controllers and , and can be expressed as where the poles and zeros of the voltage controller are , , , , and , respectively, and might be comprehended from (8). A simple pole placement method suggested in the literature [22], and the desired total loop gain can be approximated as where the pole designs to obtain desired bandwidth and phase margin; furthermore, the filters out the switching noise. The detail parameters of the integrated controller are listed in the appendix.
(a)
(b)
3.2. Interconnected System Analysis
In general, the stable DC/DC converter can be designed by aforementioned pole placement scheme shown in (8). When a lot of stable DC/DC converters are paralleling operation, the interconnection of the DC/DC converters to actual load forms an interconnected system. In the following analysis, the Thevenin theorem and signal flow method were used. From Figure 3(b), the feedback output impedance of the DC/DC converter is Obviously, the feedback output impedance of the DC/DC converter with primary droop currentsharing control is discrepant to original feedback output impedance. In fact, the primary droop currentsharing loop affects the feedback output impedance. Furthermore, the transfer function from reference command setting to output voltage can be deduced as Then, the equivalent Thevenin small signal model of the parallel DC/DC converters system is showed in Figure 4. Using node analysis at output node, the relations of the output current to reference command of each DC/DC converter for are The aforementioned matrix in (12) is nonsingular so its inverse matrix exists. Using matrix inversion formula (), the output current is where If the parameters of the DC/DC converters are identical and symmetric layout interconnected system is designed, that is, the cable resistance is identical. In this condition, The reference command setting of the th DC/DC converter is perturbed by , and the resulted output current perturbation for is where , . In general, the transfer function is stable, and if the zeros of the denominator of (14) locate at on left half plane, then the parallel DC/DC converters system is stable. The aforementioned method can be applied to other DC/DC converters like boost converter for example.
4. Simulation and Experiment
Obviously, from (12) to (15), it is very difficult to find the effect of the output cable resistance to system stability. In order to clarify this, an interconnected system equips with two DC/DC converters is analyzed in detail. From Figure 3, one can construct the control system block diagram of the interconnected system as shown in Figure 5(a). Using (9) to (13), the cross coupling effects of the interconnected system depicts in Figure 5(b). The loop gain of the interconnected system is where If the parameters of the DC/DC converters are identical and symmetric layout of the interconnected system is designed, (16) can be deuced as Substituting the parameters of the IDSFC into the transfer functions and , the resulted frequency responses are demonstrated in Figure 6. It shows the magnitude of the transfer function is always above 0 dB due to the extra current source in the small signal model. In addition, the profile of the transfer function is similar to the transfer function with lower gain. Figure 7 depicts the voltage, droop current sharing, and total loop gains and the parameter uncertainty . One may find is –9.91 dB at 40.9 KHz and meets the criterion (7) so the effect of the parameter uncertainty is minimized. Therefore, the profiles of the three loop gains are quite similar with different offset. Using the proposed design droop controller in (5), the total loop gain is not affected by the primary droop currentsharing control significantly. The gain and phase margins of the DC/DC converter can be preserved and gained a stable operation. Figure 8 shows the discrepancy of the openloop and feedback output impedances. It is interesting to find that the feedback output impedance is greater than output impedance in low frequency range. However, the feedback output impedance is rolled off as frequency increased and does not have resonant peak phenomenon. In order to clarify the effects of the output cable resistance to stability, two different cable resistances were simulated in the interconnected system loop gain as shown in Figure 9. When the cable resistance is reduced from 1 mΩ to 0.1 mΩ, the magnitude of the interconnected system loop gain is shifted up and leads to reducing phase margin of the system. From the simulation results, the magnitude and phase were not affected either resistance load or paralleling extra 10000 μF capacitance load. In this simulation case, the phase margin is 70° with mΩ, but when the cable resistance was reduced to 0.1 mΩ, the phase margin is almost vanishing. In order to further find the effects of the output cable resistance, a Spicebased simulation was carried out via Simetrix/Simplis. Figure 10 shows the output current response of the step referent command disturbance in the 1 mΩ and 0.1 mΩ cases. Figure 9(a) depicts the output currents can subside back into equal currentsharing control in 1 mΩ cable resistance case; unfortunately, Figure 10(b) shows the unstable operation via 0.1 mΩ cable resistance. This conforms the previous comments that a large cable resistance can improve the system stability [19].
(a)
(b)
(a)
(b)
(a)
(b)
(a)
(b)
(a)
(b)
(a)
(b)
After the simulations have demonstrated the performance of the proposed integrated controller for voltage and droop currentsharing control, the paralleled DC/DC converter system with was implemented. Furthermore, The PWM IC UC3525 was used to generate twophase PWM pulses to control IDSFC as shown in Figure 1(b). Figure 11(a) shows the measured primary currents and MOSFET drain to source voltage waveforms for referent. It shows the primary currents of the two forward converters are in balance operation. Owing to one output inductor scheme, two power trains of the IDFSC have the same primary side current, which reflects from the secondary side inductor current as shown in Figure 11(b). Furthermore, the hot swap operation is also depicted in Figure 11(c), the parallel IDFSCs can achieve equal sharing control. Figure 12 shows the loop gain profiles of the IDFSC, which are similar to the simulation results. It shows the designed IDFSC has at least 45° phase margin, 10 dB gain margin, and 10 KHz bandwidth; therefore, the effects of the parameter uncertainty can reduce significantly. Because the cable length of the prototype IDFSC is 30 cm with 2 mΩ resistance as shown in Figure 13(a), the resulted interconnection system is stable. The physical size of the IDFSC and interconnected system can let the cable length be shorted to 15 cm, and the resulted cable resistance is 1 mΩ as depicted in Figure 13(b). However, it is very difficult to obtain 0.1 mΩ cable resistance in this laboratory prototype interconnected system to demonstrate the unstable operation. Fortunately, from the theory study and simulation verification, the cable resistance will affect system stability.
(a)
(b)
(c)
(a)
(b)
(a)
(b)
5. Conclusions
An interconnected DC power system consists of DC/DC converters with primary droop currentsharing control was presented in this paper. Using the proposed droop controller will not affect the original design voltage loop gain profile but also can integrate into voltage controller and thus provides a lowcost solution. Furthermore, after a stable DC/DC converter design was achieved, the effect of the cable wire resistances of the interconnected system to stability was also investigated. The results demonstrated that the reduction of the cable resistance will decrease the phase margin of the interconnected system and lead to instability. Properly increasing the cable resistance can improve system stability, but the operating efficiency will reduce. This paper provides a method to evaluate the stability of the interconnected system. Using this method, the engineer can make a tradeoff between system stability and efficiency.


Appendix
(1) The Designed Parameters of the Interleaved DualSwitch Forward Converter Are as Follows.
(i)Primary side DC bus voltage V.(ii)Primary switching frequency kHz.(iii)Nominal output voltage V.(iv)Nominal output current A.(v)Transformer PQ32/30 turns, turn, and .(vi)Output inductor MS10675 with inductance μH.(vii)Output capacitance μF and mΩ.(viii)Nominal duty ratio in the secondary side of the IDSFC with an output inductor.(ix)The gain of the PWM comparator .
(2) The Key Transfer Functions of the IDFSC
where
(3) Design Procedure of the SteadyState Output Voltage Droop Characteristic
In general, the output voltage droop characteristic of a DC/DC converter depends on output voltage regulation specification with a predetermined design margin. If the maximum, nominal, and minimum output voltages of the regulation range are denoted as , , and , respectively. From Figure 1(b), the output voltage variation of the th DC/DC converter with respect to droop currentsharing control is
where
Furthermore, the droop voltage synthesizes from primary current through a lowpass filter, which is proportion to output current, that is, . From (A.3) and (A.4), the output voltage deviation can be expressed in terms of droop voltage as
For a given output voltage deviation , the design procedure of the output voltage droop characteristics is suggested as follows.(i)Let and .(ii)The resistance can subsequently be determined from the maximum output voltage listed in (A.3), , and .(iii)For a given specification of the output voltage deviation and droop voltage, the resistances and can be found from (A.6) and resistance .
(4) Voltage and Primary Droop CurrentSharing Controller
The feedback controllers in Figure 1(b) are
where
(i)The design poles and zeros of the controller , , and can let the DC/DC converter have at least 45° phase margin, 10 dB gain margin, and 10 KHz bandwidth
(ii)Circuit parameters of the controller , , and ; (see Table 1).
Note
(1) Using the nearest commercial parts instead of the estimated parameters.
(5) LowPass Filter
(see Table 2).
Acknowledgment
The authors thank the National Science Council of Taiwan for supporting the research project: NSC992221E231036.
References
 V. Vorpérian, “Synthesis of medium voltage dctodc converters from lowvoltage, highfrequency PWM switching converters,” IEEE Transactions on Power Electronics, vol. 22, no. 5, pp. 1619–1635, 2007. View at: Publisher Site  Google Scholar
 R. Ayyanar, R. Giri, and N. Mohan, “Active inputvoltage and loadcurrent sharing in inputseries and outputparallel connected modular dcdc converters using dynamic inputvoltage reference scheme,” IEEE Transactions on Power Electronics, vol. 19, no. 6, pp. 1462–1473, 2004. View at: Publisher Site  Google Scholar
 R. Giri, V. Choudhary, R. Ayyanar, and N. Mohan, “Commondutyratio control of inputseries connected modular DCDC converters with active input voltage and loadcurrent sharing,” IEEE Transactions on Industry Applications, vol. 42, no. 4, pp. 1101–1111, 2006. View at: Publisher Site  Google Scholar
 W. U. Chen, X. Ruan, H. Yan, and C. K. Tse, “DC/DC conversion systems consisting of multiple converter modules: stability, control, and experimental verifications,” IEEE Transactions on Power Electronics, vol. 24, no. 6, pp. 1463–1474, 2009. View at: Publisher Site  Google Scholar
 S. Luo, Z. Ye, R. L. Lin, and F. C. Lee, “Classification and evaluation of paralleling methods for power supply modules,” in Proceedings of the 30th Annual IEEE Power Electronics Specialists Conference (PESC '99), vol. 2, pp. 901–908, July 1999. View at: Google Scholar
 D. S. Garabandic and T. B. Petrovic, “Modeling parallel operating PWM DC/DC power supplies,” IEEE Transactions on Industrial Electronics, vol. 42, no. 5, pp. 545–551, 1995. View at: Publisher Site  Google Scholar
 V. J. Thottuvelil and G. C. Verghese, “Analysis and control design of paralleled DC/DC converters with current sharing,” IEEE Transactions on Power Electronics, vol. 13, no. 4, pp. 635–644, 1998. View at: Google Scholar
 J. Rajagopalan, K. Xing, Y. Guo, F. C. Lee, and Manners, “Modeling and dynamic analysis of paralleled dc/dc converters with masterslave current sharing control,” in Proceedings of the 11th IEEE Applied Power Electronics Conference and Exposition (APEC '96), vol. 2, pp. 678–684, 1996. View at: Google Scholar
 Y. Panov, J. Rajagopalan, and F. C. Lee, “Analysis and design of N paralleled DCDC converters with masterslave currentsharing control,” in Proceedings of the 12th IEEE Applied Power Electronics Conference and Exposition (APEC '97), vol. 1, pp. 436–442, 1997. View at: Google Scholar
 Y. Huang and C. K. Tse, “Circuit theoretic classification of parallel connected dcdc converters,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 54, no. 5, pp. 1099–1108, 2007. View at: Publisher Site  Google Scholar
 Y. Panov and M. M. Jovanović, “Loop gain measurement of paralleled dcdc converters with averagecurrentsharing control,” in Proceedings of the 23rd Annual IEEE Applied Power Electronics Conference and Exposition (APEC '08), pp. 1048–1053, February 2008. View at: Publisher Site  Google Scholar
 I. Batarseh, K. Siri, and H. Lee, “Investigation of the output droop characteristics of parallelconnected DCDC converters,” in Proceedings of the 25th Annual IEEE Power Electronics Specialists Conference (PESC '94), vol. 2, pp. 1342–1351, June 1994. View at: Google Scholar
 J. Perkinson, “Current sharing of redundant DCDC converters in high availability systems—a simple approach,” in Proceedings of the IEEE 10th Annual Applied Power Electronics Conference (APEC '95), vol. 2, pp. 952–956, March 1995. View at: Google Scholar
 Brian T. Irving and Milan M. Jovanovic, “Analysis, design, and performance evaluation of droop currentsharing method,” in Proceedings of the IEEE Applied Power Electronics Conference and Exposition (APEC '00), vol. 1, pp. 235–241, 2000. View at: Google Scholar
 J. W. Kim, H. S. Choi, and B. O. H. Cho, “A novel droop method for converter parallel operation,” IEEE Transactions on Power Electronics, vol. 17, no. 1, pp. 25–32, 2002. View at: Publisher Site  Google Scholar
 X. Zhou, P. Xu, and F. C. Lee, “A novel currentsharing control technique for lowvoltage highcurrent voltage regulator module applications,” IEEE Transactions on Power Electronics, vol. 15, no. 6, pp. 1153–1162, 2000. View at: Google Scholar
 J. A. Abu Qahouq, L. Huang, and D. Huard, “Sensorless current sharing analysis and scheme for multiphase converters,” in Proceedings of the IEEE 38th Annual Power Electronics Specialists Conference (PESC '07), pp. 2029–2036, June 2007. View at: Publisher Site  Google Scholar
 H. Mao, L. Yao, C. Wang, and I. Batarseh, “Analysis of inductor current sharing in nonisolated and isolated multiphase DCDC converters,” IEEE Transactions on Industrial Electronics, vol. 54, no. 6, pp. 3379–3388, 2007. View at: Google Scholar
 T. F. Wu, K. Siri, and J. Banda, “Centrallimit control and impact of cable resistance in current distribution for parallelconnected DCDC converters,” in Proceedings of the 25th Annual IEEE Power Electronics Specialists Conference (PESC '94), vol. 1, pp. 694–702, June 1994. View at: Google Scholar
 J. Lunze, Feedback Control of LargeScale Systems, Prentice Hall, New York, NY, USA, 1992.
 R. W. Erickson and D. Maksimovic, Fundamentals of Power Electronics, Kluwer Academic, Boston, Mass, USA, 2nd edition, 2001.
 M. Brown, Power Supply Cookbook, ButterworthHeineman, Oxford, UK, 1994.
Copyright
Copyright © 2011 J. B. Wang. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.